Abstract: A DC -DC switching converter chip is proposed to generate both positive and negative voltages for active-matrix LCD (AMLCD) bias. An inductive boost converter and two inverting charge pumps are integrated in a proposed chip by using a 0.5 mm 5 V, 3.5 mm 30 V CMOS process. A conventional scheme used to bias AMLCD employs a switching-boost converter with several off-chip components to generate the required positive and negative voltages. The circuit proposed in this study achieves high performance with a minimum number of off-chip components. Additionally, the proposed method is capable of generating a wide range of negative voltages by varying the reference voltage to supply optimised power for the AMLCD system. Because the supply voltage of the developed inverting charge pump is supplied by the output voltage of the boost converter through a linear regulator, the operations of switching-boost converter and inverting charge pump are independent and are without cross-regulation problems. The boost converter's input power supply range is 2.8 -5.5 V, the output voltage range is 10 -20 V and the clock frequency is 780 kHz. The maximum efficiency is 84% with the input power supply at 5.5 V, an output voltage of 10 V and a load current of 100 mA. The integrated inverting charge pumps have two outputs that generate 22Â and 24Â the reference voltage. The overall core size is 2150 mm Â 2150 mm.
Introduction
With the increasing popularity of portable devices, customers continue to demand longer battery runtime, smaller size and lower cost. Based on these demands, optimised DC -DC converters are essential in order to supply power efficiently to various mobile devices [1] . In particular, there is increasing demand for power management circuits for LCD displays, notebooks, personal digital assistants and pocket PCs. These LCDs usually use an active-matrix LCD (AMLCD) structure for high resolution and for fast response. The power supply for an AMLCD requires both positive and negative voltages in order to be switched either on or off, whereas the power supply of a passive-matrix LCD (PMLCD) requires only positive voltages. Therefore a highly integrated boost converter with an on-chip negative voltage generator is required as a power supply for AMLCDs.
Recently, conventional LCD control schemes have become more energy efficient by using different levels of negative voltages for optimum control [2] . In addition, new display panels, such as those using an organic LED (OLED), with different negative voltages are used [3, 4] . It is important that an optimised supply voltage is supplied to a target system and that the supply voltage can be controlled easily. Although various circuits have been examined to generate these voltages, these circuits require many off-chip components to generate negative voltage, which increases the system size and cost, and are therefore not suitable for mobile systems. This paper proposes an inverting charge pump circuit that generates a wide range of negative voltages, regardless of the boost-converter output voltage. Because the supply voltage of the inverting charge pump is provided by the output of the boost converter through a linear regulator, the operations of boost converter and inverting charge pump are independent. Compared with chips proposed in previous work [3, 4] , the proposed chip can not only generate a wider range of negative voltages and significantly alleviate
138
IET Circuits Devices Syst., 2010, Vol. 4, Iss. 2, pp. 138-146
cross-regulation problems, but can also increase the flexibility of negative voltage control and reduce the cost because of its complementary metal oxide semiconductor (CMOS) fabrication.
This paper is organised as follows. Section 2 analyses the boost-converter structure and its specific circuits. In Section 3, the proposed inverting charge pumps and their control circuits are analysed, and Section 4 presents the experimental results of the proposed power management chip. Section 5 provides the conclusion of this paper.
2 Boost-converter circuit design 2.1 Boost converter and inverting charge pump operation Fig. 1 shows the proposed boost converter and the inverting charge pumps. The region surrounded by dark lines is the onchip integrated controller of both the boost converter and the inverting charge pump circuits. The boost-converter control circuit contains a soft-start circuit that consists of bandgap, R SS , M SS and C SS to prevent any inrush current. The softstart circuit prevents any abrupt increase in the error amplifier output as well as any excessive current into the power transistor because of the pull-down operation of M SS during the R SS Â C SS time-constant period.
The compensation circuit for achieving overall boostconverter loop stability consists of the error amplifier, C C and R C . The artificial ramp circuit prevents instability when the duty cycle exceeds 0.5, and the clock generator provides the clock signal required for the entire system. The SR latch generates the pulse-width modulation (PWM) signal, and the level shifter and the buffer circuit are implemented to deliver the PWM signal to the power transistor. There is also an inductor current-sensing circuit and a high voltage (HV) bias circuit to supply bias current to the HV blocks.
The inverting charge pump circuit generates two negative voltages, VGL1 and VGL2, that are, respectively, 22Â and 24Â of the reference voltage. The VGL2 pin, which has the largest negative voltage, is connected to the P-substrate to prevent latch-up. Since power is supplied to the inverting charge pump circuit by the boost converter's output voltage through a linear regulator, the inverting charge pumps start operating when the output voltage of the boost converter reaches 80% of the desired voltage. The input clock to the inverting charge pump driving circuit is generated by dividing the boost converter's clock signal by 32.
Some commercial circuits that generate positive and negative voltages are shown in Fig. 2 . As can be seen, the circuits in Figs. 2a -c consist of many off-chip components to generate negative voltages. The circuit in Fig. 2a cannot control the level of negative voltage, but simply generates the reversed voltage of the boost-converter output [4, 5] . Therefore this circuit can be used only in a limited number of applications. To solve this problem, the circuit in Fig. 2b can be used to generate various negative voltages [6] . By using a Zener diode (D 4 ), a resistor (R 1 ) and a BJT (Q 1 ), this circuit can generate negative voltage. However, the use of additional components increases the system cost and size. Also, since the absolute value of the VGL is always lower than the output voltage of the boost converter, this circuit has low utilisation in systems that require a lower negative voltage. A circuit that can solve this problem is shown in Fig. 2c [3, 7] . Even though C 4 is not explicitly mentioned in [3] , most systems generally require an off-chip capacitor for stable reference voltage generation [7] . The circuit in Fig. 2c detects output voltage by using resistor networks. Output voltage is controlled by using an on-chip comparator, which compares the feedback voltage with the desired voltage. The basic configuration of the proposed circuit is shown in Fig. 2d . This circuit has fewer components than do the previous ones and generates a variety of negative voltages by controlling the internal reference voltage (Vref). A diode (D2) is used for initial P-substrate bias when the negative charge pump does not operate at the start-up. An optional second charge pump circuit is also implemented in our chip to generate negative voltage (VGL2) with an absolute voltage greater than the boosted positive voltage. If the second charge pump is implemented and used, the lowest negative voltage VGL2 will be connected to the P-substrate. Then the diode (D3) will be used for initial P-substrate bias, and D2 will be removed. The general architecture of negative voltage generators is explained here for comparison. The details of the proposed circuit will be explained later. 
Process vertical structure and on-resistance variation
transistor's on-resistance in the triode region [8] can be expressed as
where m n is the mobility of electrons in the nMOS and C ox is the capacitance per unit gate area. W and L are the width and length of the transistor, respectively. V GS is the voltage difference between the gate and the source and V th is the threshold voltage. As (1) indicates, V th and R on are proportional.
The HSPICE simulation result in Fig. 5 shows that the power transistor's on-resistance increases to 0.7 V when V th is 6.4 V. Since the minimum length of the HV MOS used in this work is 3.5 mm, a greater width is required to reduce the power transistor's on-resistance. Also, since the negative P-substrate voltage increases the threshold voltage of the HV nMOS, level shifter circuits are required between the middle-voltage and HV circuits, as discussed in the next section.
Proposed level shifter
As mentioned previously, the greatest negative output voltage of the inverting charge pump circuit is connected to the P-substrate, significantly increasing the threshold voltage of the HV nMOS. In turn, this makes it difficult to drive the HV MOS circuit solely from battery voltage. The boost converter's output voltage is used in this study to resolve that problem, and a level shifter is required between the middlevoltage circuit, which is operated by the battery voltage, and the HV circuit, which is operated by the boosted output voltage. However, the voltage cannot be level shifted by using a conventional level shifter [9] [10] [11] [12] as shown in Fig. 6 because the ranges of Vg, VGH and P-substrates are 2.8-5.5, 10-20 and 27.5 to 215 V, respectively, which means that the MN1 and MN2 transistors cannot be turned on because of the high threshold voltage. Therefore this paper proposes a level shifter that can operate at a high threshold voltage, as shown in Fig. 7 . The thick line of the transistor indicates that it is a HV device. Stage A increases the input voltage difference by using source followers and positive feedback, and limits the power drawn from the two current sources. The proposed level shifter's input solved the high nMOS threshold voltage problem by using pMOS source followers (MP1 and MP2). During the initial boost-converter operation, however, VGH is slightly lower than the battery voltage, and the pMOS source followers and positive feedback loop do not operate because of narrow voltage swing ranges. Accordingly, two nMOS transistors (MN1 and MN2) are added to shift accurately the signal level during the start-up process. Since, as mentioned earlier, the inverting charge pumps do not start operation until the boosted output reaches 80% of the desired voltage, the two nMOS transistors have low threshold voltages and operate accurately during start-up. Once the inverting charge pumps begin to operate, the nMOS transistors are relatively inactive and do not perform much work. Stage B is a comparator that finalises the signal level by using the differential output of stage A. Without stage A, even though the low-voltage signal can be shifted to a HV level, there is too much signal delay between the input and output signals.
The results of HSPICE simulation (with and without stage A) are shown in Fig. 8 . Simulation was performed with the battery voltage Vg ¼ 3 V, the boosted voltage VGH ¼ 10 V and the negative voltage VGL2 ¼ 215 V (P-substrate). The level shifter with stage A (PWMSH1) present has a rising-time delay of 16 ns and a falling-time delay of 16 ns. However, the level shifter without stage A (PWMSH2) has delays of 35 and 38 ns, respectively. A prototype level shifter with stage A confirmed that the reduced delay and the PWM signal were converted accurately. www.ietdl.org 3 Inverting charge pump circuit
Inverting charge pump design
Two integrated inverting charge pumps for negative voltage generation are shown in Fig. 9 . The inverting charge pump circuit consists of three main blocks: the charge pump block constructed with power transistors, the linear regulator block to supply power to the entire inverting charge pump circuit and the charge pump driver to generate the circuit's clock signal.
To ensure a stable and variable negative voltage, the supply voltage of the first inverting charge pump is supplied by the output voltage of the boost converter through a linear regulator. This structure can significantly improve the cross-regulation of the positive and negative voltages of the chip. The charge pumps can generate two and four times the reference voltage, and the range of the output voltage is 25 to 215 V.
Charge pump 1 uses the output voltage of the linear regulator (Vreg) and VSS to produce VGL1, which is 22Â of the Vref. Note that Vreg is twice the inverting charge pump voltage Vref. Charge pump 2 uses VGL1 and VSS to generate VGL2, which is 24Â of the Vref. The switches of charge pumps 1 and 2 are integrated by using HV transistors, while the 1 mF capacitors are placed off-chip.
The purpose of the hysteresis comparator [13] is to eliminate the ringing problem that can occur when detecting the noisy FB node voltage. If a conventional comparator is used, switch S1 is likely to be turned on or off because of switching or because of other forms of noise, generating an uncontrolled clock signal. Fig. 10 shows the non-overlapping clock generator for CLK1, CLK2 and CLK2b. The purpose of each nonoverlapping clock signal is to remove the short-circuit current that is generated when the power transistor of the inverting charge pump is turned on or off. Removing the Figure 9 Block diagram of inverting charge pumps short-circuit current not only reduces power consumption but also prevents excessive current, thereby resolving the metal line reliability problem [14, 15] . Chip test results show that the proposed inverting charge pump circuit generates an accurate output voltage according to the reference voltage. Fig. 11 shows a microphotograph of the proposed boost converter and inverting charge pump. The core size is 2150 mm Â 2150 mm. Chip test results show the successful operation of the boost converter and confirm that the proposed inverting charge pumps are accurately controlled by the reference voltage. Table 1 summarises the overall characteristics. The maximum efficiency of the overall circuit is 84% at Vg ¼ 5.5 V, VGH ¼ 10 V and load current ¼ 100 mA. Fig. 12 illustrates output voltages according to variation in the load current. The test is conducted with Vg ¼ 4.5 V, VGH ¼ 10 V, VGL1 ¼ 25 V, VGL2 ¼ 210 V, inductor ¼ 4.7 mH, capacitor ¼ 4.7 mF and a load current variation of 10 to 100 to 10 mA. As the test results indicate, the boost converter displays stable operation even under substantial load current variation. Furthermore, since the power to the inverting charge pump circuit is supplied through the linear regulator, an abrupt change in the boost-converter output voltage does not affect the output voltages of the inverting charge pumps (VGL1 and VGL2). Fig. 13 shows the start-up operation of the boost converter and the inverting charge pump circuit. After the boost-converter output voltage rises, the charge pump outputs start to decrease to the desired negative voltage levels. The test was conducted with Vg ¼ 4.5 V, VGH ¼ 10 V, VGL1 ¼ 25 V, VGL2 ¼ 210 V, inductor ¼ 4.7 mH, capacitor ¼ 4.7 mF and load current ¼ 0 mA (VGH, VGL1 and VGL2).
Experimental results
Operation of the proposed level shifter circuit is shown in Fig. 14. As the graphs indicate, the level shifter accurately converted the PWM signal. The test was conducted with
load current ¼ 100 mA (VGH), 0 mA (VGL1 and VGL2). The efficiency of the boost converter, when the inverting charge pumps are off, is shown in Fig. 15 . The efficiency of the chip, with two inverting charge pumps on, is shown in Fig. 16 . As expected, when the inverting charge pumps are operating, the total efficiency of the www.ietdl.org boost converter and inverting charge pumps are reduced because of the power loss of the inverting charge pumps and the because of the increased on-resistance of the power transistor. However, the power losses of the inverting charge pumps are not significant, because of the light load nature of the negative voltages.
Conclusion
In this paper, an efficient DC-DC converter chip is proposed for AMLCD bias. Chip test results verify that the boosted positive voltage and the negative voltage are accurately controlled by external resistors and by the charge pump reference voltage, respectively. Moreover, the output voltages of the inverting charge pumps are not affected by load variation of the boost converter's output, significantly improving cross-regulation characteristics. Detailed circuit design is described for the boost converter and for the charge pumps. A new level shifter was designed to resolve the signal delivery problem caused by a high threshold voltage, and the chip tests confirmed that the PWM signal was accurately converted by the level shifter. The boost converter and the inverting charge pumps implemented on chip are capable of supplying optimised power for a wide range of systems, especially for AMLCD bias.
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